{"id":64,"date":"2021-05-17T11:17:14","date_gmt":"2021-05-17T11:17:14","guid":{"rendered":"https:\/\/centres.uohyd.ac.in\/casest\/?page_id=64"},"modified":"2021-05-17T11:17:29","modified_gmt":"2021-05-17T11:17:29","slug":"integrated-circuits-and-systems-design","status":"publish","type":"page","link":"https:\/\/centres.uohyd.ac.in\/casest\/integrated-circuits-and-systems-design\/","title":{"rendered":"Integrated Circuits and Systems Design"},"content":{"rendered":"

[et_pb_section fb_built=”1″ fullwidth=”on” _builder_version=”3.22.3″][et_pb_fullwidth_header title=”Integrated Circuits and Systems Design” background_overlay_color=”rgba(11,188,168,0.76)” _builder_version=”4.9.4″ title_font=”Trebuchet|700|||||||” content_font_size=”16px” background_image=”https:\/\/centres.uohyd.ac.in\/casest\/wp-content\/uploads\/sites\/10\/2021\/05\/spring-BW.jpg” parallax=”on” filter_saturate=”99%” filter_contrast=”99%” child_filter_saturate=”0%” child_filter_contrast=”113%” hover_enabled=”0″ z_index_tablet=”500″ title_text_shadow_horizontal_length_tablet=”0px” title_text_shadow_vertical_length_tablet=”0px” title_text_shadow_blur_strength_tablet=”1px” content_text_shadow_horizontal_length_tablet=”0px” content_text_shadow_vertical_length_tablet=”0px” content_text_shadow_blur_strength_tablet=”1px” subhead_text_shadow_horizontal_length_tablet=”0px” subhead_text_shadow_vertical_length_tablet=”0px” subhead_text_shadow_blur_strength_tablet=”1px” content_link_text_shadow_horizontal_length_tablet=”0px” content_link_text_shadow_vertical_length_tablet=”0px” content_link_text_shadow_blur_strength_tablet=”1px” content_ul_text_shadow_horizontal_length_tablet=”0px” content_ul_text_shadow_vertical_length_tablet=”0px” content_ul_text_shadow_blur_strength_tablet=”1px” content_ol_text_shadow_horizontal_length_tablet=”0px” content_ol_text_shadow_vertical_length_tablet=”0px” content_ol_text_shadow_blur_strength_tablet=”1px” content_quote_text_shadow_horizontal_length_tablet=”0px” content_quote_text_shadow_vertical_length_tablet=”0px” content_quote_text_shadow_blur_strength_tablet=”1px” button_one_text_shadow_horizontal_length_tablet=”0px” button_one_text_shadow_vertical_length_tablet=”0px” button_one_text_shadow_blur_strength_tablet=”1px” button_two_text_shadow_horizontal_length_tablet=”0px” button_two_text_shadow_vertical_length_tablet=”0px” button_two_text_shadow_blur_strength_tablet=”1px” box_shadow_horizontal_tablet=”0px” box_shadow_vertical_tablet=”0px” box_shadow_blur_tablet=”40px” box_shadow_spread_tablet=”0px” box_shadow_horizontal_image_tablet=”0px” box_shadow_vertical_image_tablet=”0px” box_shadow_blur_image_tablet=”40px” box_shadow_spread_image_tablet=”0px” box_shadow_horizontal_button_one_tablet=”0px” box_shadow_vertical_button_one_tablet=”0px” box_shadow_blur_button_one_tablet=”40px” box_shadow_spread_button_one_tablet=”0px” box_shadow_horizontal_button_two_tablet=”0px” box_shadow_vertical_button_two_tablet=”0px” box_shadow_blur_button_two_tablet=”40px” box_shadow_spread_button_two_tablet=”0px” text_shadow_horizontal_length_tablet=”0px” text_shadow_vertical_length_tablet=”0px” text_shadow_blur_strength_tablet=”1px” admin_label=”Integrated Circuits and Systems Design” sticky_enabled=”0″][\/et_pb_fullwidth_header][\/et_pb_section][et_pb_section fb_built=”1″ _builder_version=”3.24.1″ inner_width_phone=”50px” inner_max_width_tablet=”100px” inner_max_width_phone=”50px” custom_margin=”-30px|||” hover_enabled=”0″ z_index_tablet=”500″ box_shadow_horizontal_tablet=”0px” box_shadow_vertical_tablet=”0px” box_shadow_blur_tablet=”40px” box_shadow_spread_tablet=”0px” sticky_enabled=”0″][et_pb_row _builder_version=”4.9.4″ _module_preset=”default” custom_margin=”|283px||auto||” hover_enabled=”0″ sticky_enabled=”0″][et_pb_column _builder_version=”4.9.4″ _module_preset=”default” type=”4_4″][et_pb_text _builder_version=”4.9.4″ _module_preset=”default” hover_enabled=”0″ sticky_enabled=”0″ width=”100%”]<\/p>\n\n\n\n\n\n\n
\n

Name
<\/span><\/strong><\/h4>\n<\/th>\n

\n

Research interests (Brief)<\/span>
<\/span><\/strong><\/h4>\n<\/th>\n<\/tr>\n<\/thead>\n

Vijaya Sankara Rao Pasupureddi<\/td>\nAnalog, RF and Mixed Signal Integrated Circuits and Systems.<\/td>\n<\/tr>\n
S. L. Sabat<\/td>\nNeural Networks, Digital Signal Processing, Digital VLSI Design<\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n

[\/et_pb_text][\/et_pb_column][\/et_pb_row][\/et_pb_section]<\/p>\n","protected":false},"excerpt":{"rendered":"

Name Research interests (Brief) Vijaya Sankara Rao Pasupureddi Analog, RF and Mixed Signal Integrated Circuits and Systems. S. L. Sabat Neural Networks, Digital Signal Processing, Digital VLSI Design<\/p>\n","protected":false},"author":1,"featured_media":0,"parent":0,"menu_order":0,"comment_status":"closed","ping_status":"closed","template":"","meta":{"_et_pb_use_builder":"on","_et_pb_old_content":"","_et_gb_content_width":"","footnotes":""},"_links":{"self":[{"href":"https:\/\/centres.uohyd.ac.in\/casest\/wp-json\/wp\/v2\/pages\/64"}],"collection":[{"href":"https:\/\/centres.uohyd.ac.in\/casest\/wp-json\/wp\/v2\/pages"}],"about":[{"href":"https:\/\/centres.uohyd.ac.in\/casest\/wp-json\/wp\/v2\/types\/page"}],"author":[{"embeddable":true,"href":"https:\/\/centres.uohyd.ac.in\/casest\/wp-json\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/centres.uohyd.ac.in\/casest\/wp-json\/wp\/v2\/comments?post=64"}],"version-history":[{"count":4,"href":"https:\/\/centres.uohyd.ac.in\/casest\/wp-json\/wp\/v2\/pages\/64\/revisions"}],"predecessor-version":[{"id":69,"href":"https:\/\/centres.uohyd.ac.in\/casest\/wp-json\/wp\/v2\/pages\/64\/revisions\/69"}],"wp:attachment":[{"href":"https:\/\/centres.uohyd.ac.in\/casest\/wp-json\/wp\/v2\/media?parent=64"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}